Communication delay in circuit-switched interconnection networks

G. Min*, M. Ould-Khaoua, H. Sarbazi-Azad

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)


Interconnection network design plays a central role in the design of parallel systems. This paper presents an analytical model to predict communication delay in circuit-switched k-ary n-cube interconnection networks augmented with virtual channels support. The main feature of the proposed model is the use of Markov chains to compute the path set-up time and to capture the effects of using virtual channels to reduce message blocking in the network. The mean waiting time that a message experiences at a source node before entering the network is calculated using an M/G/1 queueing system. The model is validated through flit-level simulation experiments.

Original languageEnglish
Title of host publicationIEEE International Performance, Computing and Communications Conference, Proceedings
Number of pages6
Publication statusPublished - 2001
Event20th IEEE International Performance, Computing, and Communications Conference - Phoenix, AZ, United States
Duration: Apr 4 2001Apr 6 2001


Other20th IEEE International Performance, Computing, and Communications Conference
Country/TerritoryUnited States
CityPhoenix, AZ

ASJC Scopus subject areas

  • Media Technology


Dive into the research topics of 'Communication delay in circuit-switched interconnection networks'. Together they form a unique fingerprint.

Cite this